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1. Introduction
Along with rapid progress of optical fiber links in the physical layer of networks, optical
processing in the control layer such as data links and internet layers is expected to realize
photonic networks. Various kinds of architectures of optical routers and switches have been
exploited. Optical buffering is one of the indispensable key technologies for avoiding packet
collision in these network nodes.
Various optical buffering systems have been reported [1,2]. Most of them consist of optical
fiber delay lines (FDLs). Although optical slow light can be a potential candidate to adjust
short delay timing [3,4,5], FDLs are regarded to be most useful elements for packet buffer‐
ing. Basically, two kinds of architectures of buffers with FDLs have been considered. One is
a feedforward architecture, consisting of parallel FDLs that have different lengths corre‐
sponding to desired delay times. A combination of input and output buffered switch [6] and
multistage FDL buffer [7] were reported as feedforward architectures. The other is an archi‐
tecture consisting of feedback-looped FDLs. It potentially provides infinite delay time if
waveform distortion caused by loss, noise, dispersion etc., is managed to be compensated.
However, the FDLs can provide only a restricted function of a finite delay time as buffers
because the optical packet cannot be read out during the propagation in the FDLs.
In most of the proposed architectures, electrical processing for scheduling and management
has been employed [8-12]. Although flexible control including quality of service (QoS) can
be realized using such a control method, simple autonomous control is preferable for simple
and low-power consumption buffering.
© 2013 Kishikawa et al.; licensee InTech. This is an open access article distributed under the terms of the
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We have proposed an autonomous first-in-first-out (FIFO) buffer management system us‐
ing all-optical sensing of packets [13]. Each of FDLs in the reported system stores a single
packet.  In  this  chapter,  we describe  architecture  and operation of  the  buffering system.
The buffering performances such as packet loss rate (PLR) and delay time are evaluated
by numerical simulation.
2. Proposed Buffering System
2.1. Architecture of the Buffering System
The proposed buffering system consists of N  parallel buffering modules and a combiner
as shown in Fig.1. Each module can manage the buffering in autonomous fashion by ex‐
changing the  information signals  that  include utilization of  output  port  as  indicated by
dashed lines. Packets forwarded by the buffering modules are transmitted to output port
through an N×1 combiner.
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Figure 1. Schematic diagram of proposed buffering system.
The structure of a buffering module is also shown in inset of Fig. 1. It consists of a bit ex‐
tractor, a controller, and an FDL buffer. The bit extractor creates trigger signal by detect‐
ing  the  first  bit  and  the  last  bit  of  incoming  packets.  The  first  and  last  bits  can  be
composed of specific coded bit patterns. Optical code-correlation processing can find the
start and the end of the packet as the first  and the last bits,  respectively.  The controller
generates control signal autonomously by using the trigger signal. The FDL buffer stores
and forwards packets by using the control signal.
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2.2. Configuration of the Controller
Figure 2 shows the schematic diagram of the controller composed of four components. Con‐
troller A creates timing clock C1 to be used to open the buffer for storing packets. Controller
B creates ‘store’ signal which indicates the actually storing FDL in the buffer. Controller C
creates another timing clock C2 to be used to forward the already stored packets. Controller
D creates ‘forward’ signal and the buffering information to other modules which indicates
whether the buffer is now forwarding packets or not.
Figure 3 shows the configuration of controller A. Timing clock C1 corresponds to the extract‐
ed first bit of incoming packets. The extracted last bit is not used in this case. However, it is
reserved for future enhancement of the buffering system.
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Figure 2. Schematic diagram of the controller.
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Figure 3. Configuration of controller A.
Figure 4 shows the configuration of controller B. It autonomously generates ‘store’ signals
by processing C1 and C2. The number of ‘store’ signals is M+1 where M corresponds to the
number of FDLs in the buffer. In order to indicate actual storing position, none or only one
of the ‘store’ signals becomes on-state. When C1 comes, position of on-state moves up from
#1 to #(M+1), namely, initially all off-state turns to #1-on, then moves to #2-on, #3-on, and so
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on. On the contrary, when C2 comes, position of on-state moves down from #(M+1) to #1.
There are some delay lines with delay time of T FIFO-T 1 and T 1, where T FIFO and T 1 are delay
of single FDL in the buffer and 1-bit, respectively. Note that these components are expressed
by some sort of logic circuits. Although it depends on the function and the performance
such as operating speed, power consumption, and footprint, both electrical and optical logic
circuits might be candidates to be employed.
Figure 5 shows the configuration of controller C. It autonomously generates C2 by process‐
ing C1, ‘store’ signal, buffering information signals from other modules, and ‘forward’ signal
mentioned below. The operation of controller C is similar to the FDL buffer for packets.
Therefore, we describe the detailed operation in the latter section about FDL buffer.
Figure 6 shows the configuration of controller D. It autonomously generates ‘forward’ signal
by processing C2. The ‘forward’ signal keeps on-state for a period of T FIFO by using the flip-
flop triggered by C2.
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Figure 4. Configuration of controller B.
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2.3. Configuration of the FDL Buffer
The FIFO buffer consists of M parallel FDLs that have delay time of T FIFO, a 1×(M+1) input
switch, M1×2 output switches and couplers as shown in Fig. 7. The buffer stores and for‐
wards packets by using ‘store’ and ‘forward’ signals, respectively. The stored position is de‐
termined by the state of ‘store’ signal. Namely, when k-th signal is on-state (k=1,..,M),
incoming packets are switched to k-th FDL by the input switch. In case that (M+1)-th signal
is on-state, then incoming packets will be discarded because all of the FDLs have already
been occupied with other packets. The stored packets are forwarded to output by control‐
ling the output switches. When the ‘forward’ signal is incident, all of the output switches
move the stored packets to next neighbor FDLs. Note that T FIFO is designed to be greater
than or equal to the maximum packet length.
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2.4. Operation Overview of Buffering
An example of timing chart for buffering process of a module is shown in Fig. 8.
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Figure 8. Timing chart example of a module of the buffer.
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We assume that there are initially no packets stored in the FDLs, and then five packets are
arriving sequentially with random timing and variable lengths. The number of FDLs M is
assumed to be M=2.
When packet no.1 is incident, ‘store’ signal #1 turns on triggered by the first bit and C1. The
state of the ‘store’ signal is kept for a period of T FIFO. When T FIFO is expired, ‘forward’ signal
turns on triggered by the C2. Then, stored packets no.1 is forwarded to output. If another
module has already been open for forwarding, the ‘forward’ signal of this module does not
turn on in order to avoid collision between this module and the forwarding module. When
packet no.3 is incident before the expiration period T FIFO of packet no.2, it is stored into an‐
other FDL because each FDL is designed for storing only a single packet.
Although similar operation can be seen for following packets, packet no.5 is slightly differ‐
ent. The front part of it is discarded because all FDLs have already been occupied by other
packets. When packet no.3 is forwarded, FDL #2 is open for storing. At the moment, the rear
part of packet no.5 is stored into there. Note that the packet no.5 is therefore treated as a
broken packet when it gets out from the buffer.
3. Computer Simulation
Two kinds of characteristics such as packet loss rate (PLR) and average delay time are inves‐
tigated by computer simulation. We assume in the simulation that packets arrive randomly
and have variable lengths from L min=10 to L max=150 bytes. We define load at input port by
the ratio of the packet existence length to a unit length. For simplicity, operation speed of
the composed devices, such as switching speed of some spatial switches and flip-flops, rise
time of logic gates, are assumed to be much faster than bit-rate of arriving packets. There‐
fore, bit-rate is not specified in our simulation.
3.1. Packet Loss Rate
The PLR is verified with changing the number of FDLs M, length of each FDL L, number of
input N, and the load. Because of a finite number of FDLs in the buffer system, overflow
may occur when the load exceeds the capacity of the buffer, resulting in rejection of the
overflowed packets. Even if the load is less than the capacity, collision of packets may occur
when packets forwarded by some modules are simultaneously coming into the following
combiner as shown in Fig.1. Therefore in the simulation, the overflow and the collision are
both treated as loss of packet.
Figure 9 shows the PLR as a function of the load at module #1 with the number of FDLs M
as a parameter. The number of modules is N=2. The load of the module #2 is set to 0.5. The
length of each FDL is L=L max. It is found that the PLR increases with load at module #1.
Moreover, the PLR decreases when M increases.
Figure 10 shows the PLR as a function of the load at module #1 with the length of FDLs L as
a parameter. The number of modules is N=2. The load of the module #2 is set to 0.5. The
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number of FDLs is M=10. It is found that the PLR increases both with load at module #1 and
L. This is because incoming packets are separately stored in different FDLs, resulting in
many FDLs are occupied with unused space remained. When L becomes long, the duration
of occupation becomes long, and then it takes longer time to get out from the buffer. There‐
fore, it may cause the increase of packet loss because of the occupied FDLs.
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Figure 9. PLR with parameter M.
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Figure 10. PLR with parameter L.
Figure 11 shows the PLR as a function of the load at module #1 with the load at module #2
as a parameter. The number of modules is N=2. The number of FDLs is M=30. The length of
each FDL is L=L max. It is found that the PLR increases with load at module #1 and #2.
Figure 12 shows the PLR as a function of the load at module #1 with the number of mod‐
ule N  as a parameter.  The number of FDLs is M=30. The length of each FDL is L=L  max.
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Loads of modules other than #1 are all set to 0.3. It is found that the PLR increases with
load at module #1 and N.
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Figure 11. PLR with parameter load at module #2.
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Figure 12. PLR with parameter N.
Figure 13 shows the breakdown of such numbers as input, output, discarded and broken
packet in (a) module #1 and (b) module #2. Parameters are set to as follows; the number of
modules is N=2, the number of FDLs is M=30, the length of each FDL is L=L max, the load of
module #1 is changed, and that of module #2 is 0.5 fixed. It is found from Fig. 13(a) that the
number of output packets saturates up to 70 when the load at module #1 exceeds 0.3. This is
because it starts overflow at that point, namely the number of discarded packets increases in
proportion to the input. As a result, the PLR also increases. In case of module #2 shown in
Fig. 13(b) that the fixed number of input initially exceeds its overflow limit, and so the num‐
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ber of discarded packets increases up to a certain value. Then, the number of output de‐
creases to the same level as that of module #1. Therefore, this 2×1 buffer puts the identical
output priority to the two modules.
Figure 13. Breakdown of such numbers as input, output, discarded, and broken packet in each module.
3.2. Average Delay
Packets stored and forwarded through the buffer have been experienced a certain amount of
delay determined mainly by the load and parameters M and L. We examine the average de‐
lay time by computer simulation.
Figure 14 shows the average delay as a function of the load at module #1 with the number of
FDLs M as a parameter. The number of modules is N=2. The load of the module #2 is set to
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0.5. The length of each FDL is L=L max. It is found that the average delay increases with load
at module #1 and M.
Figure 15 shows the average delay as a function of the load at module #1 with the length
of each FDL L as a parameter. The number of modules is N=2. The load of the module #2
is  set  to 0.5.  The number of  FDLs is  M=10.  It  is  found that  the average delay increases
with load at module #1 and L.
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Figure 14. Average delay with parameter M.
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Figure 15. Average delay with parameter L.
Figure 16 shows distribution and moving average indicated by dots and solid curves, re‐
spectively, of delay time as a function of packet arrival time to each module with loads as
parameters. The load of the module #1 is changed between 0.3, 0.5, and 0.7. The load of the
module #2 is set to 0.5. The number of modules is N=2. The number of FDLs is M=30.
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Figure 16. Distribution of delay time at each module.
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The length of each FDL is L=L max. It is found that the delay time shows linear increase with
packet arrival time because of the growth of buffer occupation. Moreover, the delay time
shows saturation where the buffer occupation comes up to a maximum capacity. In addi‐
tion, the heavily-loaded module, which corresponds to module #2 at Fig. 16(a) whereas
module #1 at (c), shows faster increase and saturation than another module.
4. Conclusion
We have proposed an autonomous first-in-first-out buffer with capability of storing a single
packet in each of FDLs. Characteristics of PLR and average delay have been investigated by
numerical simulation. As a result, the PLR and the average delay have a trade-off relation at
such parameters as number of FDL M and length of each FDL L. Therefore they should be
determined by system demand. Smaller M and larger L can be options for implementing the
system from viewpoints of footprint, power consumption, and avoid complicated control.
Our future works include detailed investigation of buffering performance considering re‐
sponse time in switching and other constituent devices, and experimental verification.
Author details
Hiroki Kishikawa1, Hirotaka Umegae1, Yoshitomo Shiramizu2, Jiro Oda2, Nobuo Goto1* and
Shin-ichiro Yanagiya1
*Address all correspondence to: goto@opt.tokushima-u.ac.jp
1 Department of Optical Science and Technology, The University of Tokushima, Japan
2 Department of Information and Computer Sciences, Toyohashi University of Technology,
Japan
References
[1] Burmeister, E. F., Blumenthal, D. J., & Bowers, J. E. (2008, Mar). A comparisonof opti‐
cal buffering technology. Optical Switching and Networking, 5(1), 10-18.
[2] Hunter, D. K., Chia, M. C., & Andonovic, I. (1998, Dec). Buffering in optical packet
switches. J. Lightwave Technol., 16(12), 2081-2094.
[3] Tucker, R. S., Ku, P., , C., & Chang-Hasnain, C. J. (2005, Dec). Slow-light optical buf‐
fers: Capabilities and fundamental limitations. J. LightwaveTechnol., 23(12), 4046-4066.
[4] Baba, T. (2008, Aug). Slow light in photonic crystals. Nature Photonics [8], 465-473.
All-Optical Autonomous First-in–First-out Buffer Managed with Carrier Sensing of Output Packets 13
[5] Fontaine, N. K., Yang, J., Pan, Z., Chu, S., Chen, W., Little, B. E., & Yoo, S. J. B. (2008,
Dec). Continuously tunable optical buffering at 40Gb/s for optical packet switching
networks. J. Lightwave Technol. [23], 3776-3783.
[6] Yang, H., & Yoo, S. J. B. (2005, June). Combined input and output all-optical variable
buffered switch architecture for future optical routers. IEEE Photonics Technol. Lett.,
17(6), 1292-1294.
[7] Ogashiwa, N., Harai, H., Wada, N., Kubota, F., & Shinoda, Y. (2005, Jan). Multistage
fiber delay line buffer in photonic packet switch for asynchronously arriving varia‐
ble-length packets. IEICE Trans. Commun., E88-B(1), 258-265.
[8] Harai, H., & Murata, M. (2006, Aug). Optical fiber-delay-line buffer management in
optical-buffered photonic packet switch to support service differentiation. IEEE J. on
Sel. Areas in Commun., 24(8), 108-116.
[9] Wang, Z., Chi, C., & Yu, S. (2006, Aug). Time-slot assignment using optical buffer
with a large variable delay range based on AVC crosspoint switch. J. Lightwave Tech‐
nol., 24(8), 2994-3001.
[10] Liew, S. Y., Hu, G., & Chao, H. J. (2005, Apr). Scheduling algorithms for shared fiber-
delay-line optical packet switches- part I: The single-stage case. J. Lightwave Technol.,
23(4), 1586-1600.
[11] Shinada, S., Furukawa, H., & Wada, N. (2011, Dec). Huge capacity optical packet
switching and buffering. Optics Express, 19(26), B406-B414.
[12] Kurumida, J., & Yoo, S. J. Ben. (2012, Mar/Apr). Nonlinear optical signal processing
in optical packet switching systems. IEEE J. Selected Topics in Quantum. Electron.,
18(2), 978-987.
[13] Shiramizu, Y., Oda, J., & Goto, N. (2008, Aug). All-optical autonomous first-in-first-
out buffer managed with carrier sensing of output packet. Optical Engineering, 47(8),
085006-1-8.
Optoelectronics14
